# EIGHT (1.2 VA) DIGITAL to SYNCHRO/RESOLVER CONVERTERS 4 TWO-SPEED or 8 SINGLE-SPEED or COMBINATION (PROGRAMMABLE) 16 BIT RESOLUTION; To . $0083^{\circ}$ ACCURACY; ON-BOARD PROGRAMMABLE REFERENCE SUPPLY SELF TEST and Programmable Rotation 

## FEATURES:

- 16-bit resolution
- 30 arc-seconds accuracy
- 360 Hz to 10 kHz operation
- 1.2 VA drive capability
- $2,4,6$ or 8 -channel versions available
- Programmable 2-speed ratios (2 to 255 ) and angle rotation
- Continuous background BIT testing with Reference and Signal loss detection
- Power-On Self-Test (POST)
- Outputs can be turned ON/OFF
- Either internal or external $\pm 12$ VDC supply
- Optional on-board programmable reference supply
- Watchdog timer and soft reset
- Transformer isolated
- No adjustments or trimming required
- Part Number, S/N, Date Code and Revision in permanent memory


## DESCRIPTION:

This high density intelligent DSP-based card incorporates up to eight separate transformer isolated Digital-toSynchro/Resolver converters with 1.2 VA drive, extensive diagnostics, signal \& reference loss detection and optional 5 VA reference supply. Either one common or eight separate reference inputs can be specified. Each output can be turned ON or OFF via the bus. Two-speed configuration and constant rotation that includes a start and a stop angle can be programmed. Transformer isolation enables user to ground one of the outputs without affecting performance. The optional on-board reference supply is field programmable for both voltage and frequency. A watchdog timer is provided to monitor the processor. This model will drive passive loads such as CT's etc. Part Number, S/N, Date Code, and Revision are located in permanent memory. The $\pm 12 \mathrm{VDC}$ is normally derived from the backplane, but jumpers are supplied to permit the card to be powered from external supplies.

Major diagnostics are incorporated to offer substantial improvements to system reliability because the user is alerted (within 5 seconds) to channel malfunctions. This approach reduces bus traffic because the Status Registers do not require constant polling. See Programming Instructions for further details.

The D2 Test initiates automatic background BIT Testing that compares the output of each channel against the commanded input to a test accuracy of $0.05^{\circ}$ and monitors each Output and Reference. Results are available in Status registers. The testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of this card and can be enabled or disabled via the bus.

The D3 Test starts a BIT Test that generates and tests 72 different angles, to a testing accuracy of $0.05^{\circ}$. Results can be read from Status Registers. External reference is required and testing requires no external programming, and can be Initiated or terminated via the bus. CAUTION: Outputs must be ON and are therefore active during this test. Check connected loads for possible interaction.

Power-On Self-Test (POST), if enabled, initiates the D3 Test upon turn-on and is enabled/disabled via the bus.

SPECIFICATIONS (applies to each Channel)

Resolution:
Accuracy:
Output forma
Output voltag
Output load:

Regulation:
Ratio:
Rotation:

16 bits (.0055 )
30 arc-seconds $\left(.008^{\circ}\right)$ at 0.3 VA
$\pm 1$ arc-minute $\left(.017^{\circ}\right)$ at 1.2 VA . No load to full load
See part number, transformer isolated
See code table and part number.
1.2 VA max./channel. Short circuit protected ( $5000 \Omega$ reactive at 90 VL-L Synchro, $90 \Omega$ reactive at 11.8 VL-L Synchro, $110 \Omega$ reactive at 11.8 VL-L Resolver)
$5 \%$ maximum, no load to Full load
Set any ratio between 2 and 255
Continuous rotation or programmable Start and Stop angles. 0 to $\pm 13.6$ RPS with a resolution of $0.15^{\circ} / \mathrm{sec}$. Step size is 16 bits $(0.0055)^{\circ}$ up to 1.5 RPS, then linearly increases to 12 bits $\left(0.088^{\circ}\right)$ at 13.6 RPS.

Reference input voltage: (See code table and part number) Transformer isolated. 1 ma max./channel
Reference frequency: 360 Hz to 10 kHz (see code table and part number)
Phase shift: $\quad 5^{\circ}$ max. between output and reference.
Settling time: Less than 100 microseconds
Power:
+5 VDC at 0.4 A
$\pm 12 \mathrm{VDC}$ at 1.6 A average, 4 A peak (for 8 channels). Power supplies must be able to supply peak power without current limiting.
Temperature, operating: $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. Storage temperature: $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Size:
$4.5 \times 13.5 \times 0.74(11.43 \times 34.29 \times 1.88 \mathrm{~cm})$
12 oz . $(.605 \mathrm{~kg})$
REFERENCE: Optional (see part number).
Voltage:
Frequency:
2.0 to 28 Vrms programmable (Resolution 0.1 Vrms ) or 115 Vrms fixed. Accuracy $\pm 2 \%$,

360 Hz to $10 \mathrm{kHz} \pm 1 \%$ with 1 Hz resolution.
Regulation:
$10 \%$ maximum, no load to full load.
Output power:
5 VA max. at $40^{\circ} \mathrm{min}$. inductive (see part number).

## PROGRAMMING:

## I/O CONFIGURATION:

This card requires 32 consecutive addresses in the I/O address space on a 32-byte boundary. The base address is switch settable in the 000-3E0 hex ( 0 to 992) address range.

## ADDRESS= BASE + OFFSET



## NOTE: Base addresses to avoid:


Page 1 ( $1 \mathrm{E}=0$ )

| 00 | Ch. 1 Lo write | 08 | Ch. 5 Lo | write | 10 | Frea. Lo | write/read | 1A | Active channels | write/read |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01 | Ch. 1 Hi write | 09 | Ch. 5 Hi | write | 11 | Frea. Hi | write/read | 1 C | Save Lo | write |
| 02 | Ch. 2 Lo write | OA | Ch. 6 Lo | write | 12 | Eo Lo | write/read | 1D | Save Hi | write |
| 03 | Ch. $2 . \mathrm{Hi}$. write | OB | Ch. $6 . \mathrm{Hi}$ | write | 13 | Eo Hi | write/read | 11 | Page reaister $=0$ | write |
| 04 | Ch. 3 Lo write | ${ }^{\circ} \mathrm{C}$ | Ch. 7 Lo | write | 14 | Status. Reference | read |  |  |  |
| 05 | Ch. $3 . \mathrm{Hi}$ M.....wnite | OD | Ch. $7 . \mathrm{Hi}$ | write | 15 | Status, Siannal | read |  |  |  |
| 06 | Ch. 4 Lo write | OE | Ch. 8 Lo | write | 16 | Status. Test | read |  |  |  |
| 07 | Ch. 4 Hi . write | OF | Ch. 8 Hi | write |  | Test (D2) verification | write/read |  |  |  |

631.567.1100/631.567.1823(fax) 3-20-01 www.naii.com / e-mail:sales@naii.com

Page 2 (1E=1)

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Part \# Hi | 08 | Wrap-around Ch. 1 Lo read |  |
| 02 | Serial \# Lo | 09 | Wrap-aro | Ch |
| 03 | Serial \# Hi | OA | Wrap-around Ch. 2 Lo read |  |
|  | Date code Lo road | OB | Wrap-around Ch .2 Hi read |  |
|  | Date code Hi read | C | Wrab-around Ch. 3 Lo read |  |
|  |  |  |  |  |


| OE Wrap-around Ch. 4 Lo read | 15 | Wran-around Ch. $7 . \mathrm{Hi}$ | read |
| :---: | :---: | :---: | :---: |
| OF Wrap-around Ch. 4 Hi Hi read | 16 | Wrap-around Ch. 8 Lo | D........read |
| 10 Wrap -around Ch. 5 Lo read | 17 | Wrap-around Ch .8 Hi | read |
| 11 Wrap -around Ch. 5 Hi read | 18 | Power-on (POST) | read/write |
| $12 \mathrm{Wrap-around} \mathrm{Ch}$.6 Lo read | 1A/1B | Watchdoa timer | read/write |
| 13 Wrap -around Ch .6 Hi read | 1C/1D | Soft reset | write |
| 14 Wrap-around Ch. 7 Lo read | 1 E | Page reaister $=1$ | write |

Page 3 ( $1 E=2$ )

00 Stop angle Ch. 1 Lo read/write 05 Stop angle Ch. 3 Hi read/write 0 OA Stop angle Ch. 6 Lo read/write 01 Stop angle Ch. 1 Hi read/write 06 Stop angle Ch. 4 Lo read/write OB Stop angle Ch. 6 Hi Hi read/write 02 Stop angle Ch. 2 Lo read/write 07 Stop angle Ch. $4 \mathrm{Hi} \mathrm{read} / \mathrm{write} 0 \mathrm{OC}$ Stop angle Ch. $7 \mathrm{LO} \mathrm{read} / \mathrm{write}$ 03 Stop angle Ch. 2 Hi read/write 08 Stop angle Ch. 5 Lo read/write 0 D Stop angle Ch. 7 Hi read/write 04 Stop angle Ch. 3 Lo read/write 09 Stop angle Ch .5 Hi read/write 0 OEStop angle Ch. 8 Lo read/write

OF Stop anale Ch. 8 Hi read/write
16, Rotation Complete read
18 Rotation, Mode write/read
1 A Test Enable $\quad$ write/read

Page $4(1 E=3)$

| O0 Rotate rate Ch. 1 Loread.wnule |  | 10 Ratio, Ch. $1 / 2$ Lo read.w.w....ite | 18 Outputs ON/OFF. | read/write |
| :---: | :---: | :---: | :---: | :---: |
| 01 Rotate rate Ch. 1 Hi read/write | 09 Rotate rate Ch. 5 Hi read/write | $11 /$ Ratio, Ch. $1 / 2 \mathrm{Hi}$ read/write | 1ARRotation, Initiate | write |
| 02 Rotate rate Ch. 2 Loread/write | OA Rotate rate Ch. 6 Loread/write | 12.Ratio, Ch. $3 / 4$ Lo read/write | 1CRotation, Stop | write |
| 03 Rotate rate Ch. 2 Hi read/write | OB Rotate rate Ch. 6 Hi read/write | 13 Ratio, Ch. $3 / 4$ Hi Hi read/write | 1EPPage reaister $=3$ | write |
| 04 Rotate rate Ch. 3 Loread/write | OC Rotate rate Ch. 7 Loread/write | 14 Ratio, Ch. $5 / 6 \mathrm{Lorraad} /$ write |  |  |
| 05 Rotate rate Ch. 3 Hi read/write | OD Rotate rate Ch. 7 Hi read/write | 15 Ratio, Ch. $5 / 6 \mathrm{Hi} \mathrm{read} / \mathrm{write}$ |  |  |
| 06 Rotate rate Ch. 4 Lo read/write | OE Rotate rate Ch. 8 Loread/write | 16 Ratio, Ch. $7 / 8$ Lorread/write |  |  |
| 07 Rotate rate Ch. 4 Hi read/write | OF Rotate rate Ch. 8 Hi read/write | 17 Ratio , Ch. 718 Bi read/write |  |  |


|  | D7 | D6 | D5 | D4 | D3 | D2 | D11 | DO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Hi | 180 | 90 | 45 | 22.5 | 11.25 | 5.625 | 2.813 | 1.406 |
| Data Lo | . 703 | 352 | 176 | 088 | 044 | 022 | 011 | 0055 |
| Outputs, ON/OFF | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
| Test Enable | $\times$ | X | X | X | D3 | D2 | $\times$ | $\times$ |
| Rotation. Mode | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch.2 | Ch. 1 |
| Rotation. INITIATE | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
| Rotation. Stop | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch2 | Ch. 1 |
| Rotation completed | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
| Active channels | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
| Status. Reference | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch.? | Ch. 1 |
| Status. Sianal | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |
| Status. Test | Ch. 8 | Ch. 7 | Ch. 6 | Ch. 5 | Ch. 4 | Ch. 3 | Ch. 2 | Ch. 1 |

At Power-On or System Reset, all parameters are restored to last saved setup and if POST is enabled, a D3 test is initiated.

Enter Active Channels: Set the bit, corresponding to each channel to be monitored during BIT testing, in the Active Channel register at Page 1, 1Ah. "1"=active; " 0 "=not used. Omitting this step will produce false alarms because unused channels will set faults.

Save Setup: The current setup can be saved by writing 5555h to the Save Register at Page 1, 1C/1Dh. This location will automatically clear to 0000 h when the save is completed (within 5 seconds). When save is elected, all parameters are saved, however, any parameter can be changed at will. Saving is optional. If not saved, reenter parameters at each power up.

To restore factory shipped parameters, write AAAAh to the Save Register at Page 1, 1C/1Dh followed by system reset. Note: After a SAVE or RESTORE, Poll Page 1, 1C/1Dh and do not perform any other operation until word is at "0".

Read and Write Angle: For single-speed applications (Ratio=1), in 16-bit mode, write 16-bit binary data (or 16bit 2's compliment data) to address Page 1, 00 h for Ch.1; to 02 h for Ch. 2 etc. In 8 -bit mode, write to offset $00 \mathrm{~h} / 01 \mathrm{~h}$ to $0 \mathrm{Eh} / 0 \mathrm{Fh}$. The Write Registers are double buffered to prevent data ambiguity during 8 -bit data transfer. Load data into Hi byte register first, followed by the Lo byte. When reading the wrap around test angles, read the Hi byte first.

Apex Signal, A Division of NAI, Inc.
170 Wilbur Place, Bohemia, NY, 11716,USA
631.567.1100/631.567.1823(fax)
www.naii.com / e-mail:sales@naii.com

3-20-01
S 7 7DS1 A001 REV A 1.2
Code:OVGU1

Hi byte read holds Lo byte until read (ex. $330^{\circ}=1110101010101011$ ). For two-speed applications, write only to first channel of channel pair (Coarse speed), and card will set angle of second channel (fine speed), to the Coarse angle multiplied by the ratio. Note: writing to an input angle register will stop any rotation initiated on that channel.

Ratio: Enter the desired ratio, as a binary number, in the Ratio Register corresponding to the pair of channels to be used as a two-speed channel. Example: Single speed $=1 ; 36: 1=100100$.

ON/OFF: Set the bit corresponding to each channel to be turned on, to "1" in Outputs On/Off Register at page 4, 18 h . To turn OFF a channel, set corresponding bit to " 0 ". Default is OFF.

Read Wrap-Around Angles: Read at addresses Page 2, 08 h to 17h. AVAILABLE AT ALL TIMES.
Rotation Rate: Write to the corresponding Rotation Rate register a 2's compliment number representing the desired rotation rate, $\mathrm{LSB}=0.15^{\circ} / \mathrm{sec}$. Ex: $12 \mathrm{RPS}=.\left(12 \times 360^{\circ} / 0.15^{\circ}=28800=7080 \mathrm{~h}\right),-12 \mathrm{RPS}=(-12 \mathrm{x}$ $\left.360^{\circ} / 0.15^{\circ}=-28800=8 F 80 \mathrm{~h}\right)$. Step size is 16 bits $\left(0.0055^{\circ}\right)$ for up to 1.5 RPS, then linearly increases to 12 bits ( $0.088^{\circ}$ ) at 13.6 RPS.

Rotation Mode, Continuous or Start/Stop: For continuous rotation, set the corresponding channel bits to "1" in the register at page $3,18 \mathrm{~h}$. For rotation to cease at a designated stop angle, set the bit to " 0 ".

Stop Angles: Write 16 -bit binary data to appropriate address at page 3, 00h to 0Fh. After a channel reaches the stop angle, it will stop rotating and remain at that angle until a new input angle is set. If rotation is initiated again, the angle will start rotating from the present angle.

Initiate Rotation: First set the Rotation Rate Registers and Rotation Mode Register, for each channel that is to rotate. Then, to start rotation for those channels, set the corresponding channel bit to a " 1 " in the Rotation Initiate Register at page 4, 1Ah.

Stop Rotation: Set the corresponding bit, for each channel to be stopped, to a "1" in the Rotation Stop Register at page 4, 1Ch. Channel will remain at the stopped angle until new input angles are set, or rotation is again initiated.

Rotation Completed: Read the Rotation Completed Register at page 3, 16h. Each bit corresponds to a given channel. A "1" = rotation completed, "0"=rotation in process.

Power-On Self-Test (POST) will initiate the D3 test on Power-On, if POST is enabled and saved. Enable by writing "1" or Disable by writing "0" to POST register at page 2, 18h and then save setup.

D2 Test Enable: Writing "1" to D2 of Test Enable Register at page 3, 1Ah initiates automatic background BIT testing that checks the output accuracy of each channel, by comparing the measured output angle, before the output transformer, to the commanded angle, and monitors each Reference and Signal. The status bits will be set to indicate an accuracy problem or Signal/Reference loss and the results can be read from Status Registers within 2 seconds. A " 0 " deactivates this test. The testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of this card and can be enabled or disabled via the bus. Outputs must be ON for test to function. Card will write 55h (every 2 seconds) to D2 Test Verify Register at page 1, 18h when D2 is enabled. User can periodically clear to 0000h and then read page 1, 18 h again, after 2 seconds, to verify that BIT Testing is activated. This test continuously sequences between the eight channels on the card with each output being measured for approx. 180 mSec . If the measured angle has an error greater the $0.05^{\circ}$, a flag will be set in the appropriate register. If the input angle is stepped more then $0.05^{\circ}$ during a test cycle, the test cycle will not generally indicate an error.

D3 Test Enable: Writing "1" to D3 of Test Enable Register at page 3, 1Ah initiates a BIT Test that generates and tests 72 different angles to a test accuracy of $0.05^{\circ}$. External reference is required and outputs must be ON. The Status bits will be set to indicate an accuracy problem or Signal or Reference loss. Results are available in Status Registers. Test cycle takes about 30 seconds and D3 changes from " 1 " to " 0 " when test is complete. The testing requires no external programming, and can be initiated or terminated via the bus. CAUTION: Outputs must be ON during this test and are therefore active. Check connected loads for possible interaction.

[^0]631.567.1100/631.567.1823(fax)
www.naii.com / e-mail:sales@naii.com

3-20-01
S 7 7DS1 A001 REV A 1.2
www.naii.com / e-mail:sales@naii.com
Code:OVGU1
Page 4 of 8

Status，Test：Check the corresponding bit of the Test Status Register at page 1，16h，for status of BIT Testing for each active channel．A＂1＂means Accuracy OK；＂0＂failed（test cycle takes 2 seconds for accuracy error）．

Status，Ref：Check the corresponding bit of the Ref Status Register at page 1，14h，for status of the reference input for each active channel．A＂1＂＝Ref．ON，＂0＂＝Ref．Loss（Reference loss is detected after 2 seconds）．

Status，Sig：Check the corresponding bit of the Sig Status Register at page 1，15h，for status of the input signals for each active channel．A＂1＂＝Signal ON，＂0＂＝Signal loss（Signal loss is detected after 2 seconds）．

Soft Reset（Level sensitive）：Writing＂ 1 ＂to page $2,1 \mathrm{Ch} / 1 \mathrm{Dh}$ initiates and holds software reset state．Then，writing＂ 0 ＂initiates reboot（takes 400 ms ）．This function is equivalent to a power－on self－test．

Watchdog Timer：This feature monitors the watchdog timer register at page $2,1 \mathrm{~A} / 1 \mathrm{Bh}$ ．When it detects that a code has been received，that code will be inverted within $100 \mu \mathrm{Sec}$ ．The inverted code stays in the register until replaced by a new code．User，after $100 \mu \mathrm{Sec}$ ．should look for the inverted code to confirm that the processor is operating．

Optional Reference Supply：For frequency，write a 16 －bit word（Ex： $400 \mathrm{~Hz}=110010000$ ）to address page 1， $10 / 11 \mathrm{~h}$ ．For voltage，write an 16 －bit word（Ex： $26.1 \mathrm{Vrms}=100000101$ ）with Lsb＝0．1 Vrms，to address page 1， $12 / 13 \mathrm{~h}$ ．It is recommended that user program the required frequency before setting the output voltage．

Serial Number：At page 2，02／03h，is read as a 16 －bit binary word．
Date Code：Read as a decimal number at page 2，04／05h．The four digits represent YYWW（Year，Year，Week．Week
Rev：At daae 1．06／07h． Example


Front panel Connectors：
DC37P，Mate：DC37S This connector is used when six（6）or fewer channels are specified

| Pin | Ch． 1 | Pin | Ch． 2 | Pin | Ch． 3 | Pin ：Ch． 4 | Pin | Ch． 5 | Pin | Ch． 6 | Pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 19 | S1 | 16 | S1 | 13 | S1 | 10 S1 | 7 | S1 | 4 | S1 | 1 | Chassis |
| 37 | S2 | 34 | S2 | 31 | S2 | 28 S2 | 25 | S2 | 22 | S2 |  |  |
| 18 | S3 | 15 | S3 | 12 | S3 | 9 S3 | 6 | S3 | 3 | S3 |  |  |
| 36 | S4 | 33 | S4 | 30 | S4 | 27 S4 | 24 | S4 | 21 | S4 |  |  |
| 17 | R⿴⿱冂一⿱一一⿻上丨 | 14 | ＊RHi | 11 | ＊RHi | $8 \pm$ RHi | 5 | ＊RHi | 2 | ＊RHi |  |  |
| 35 | RLO | 32 | ＊RLO | 29 | ＊RLO | $26 \times R L O$ | 23 | ＊RLo |  | ＊RLO |  |  |

DD－50P，Mate：DD－50S This connector is used when seven（7）or eight（8）channels are specified

| Pin | Ch． 1 | Pin Ch .2 | Pin | Ch． 3 | Pin | Ch． 4 | Pin | Ch． 5 | Pin | Ch． 6 | Pin | Ch． 7 | Pin | Ch． 8 | Pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | S1 | 32 S 1 | 29 | S1 | 26 | S1 | 23 | S1 | 20 | S1 | 2 | S1 | 8 | S1 | 14 | RefHi |
| 17 | S2 | 48 S2 | 45 | S2 | 42 | S2 | 39 | S2 | 36 | S2 | 3 | S2 | 9 | S2 | 1 | RefLo |
| 15 | S3 | 31.53 | 28 | S3 | 25 | S3 | 22 | S3 | 19 | S3 | 4 | S3 | 10 | S3 |  |  |
| 50 | S4 | 47 S 54 | 44 | S4 | 41 | S4 | 38 | S4 | 35 | S4 | 5 | S4 | 11. | S4 |  |  |
| 33 | RHi | 30 ＊RHi | 27 | $* \mathrm{RHi}$ | 24 | ＊RHi | 21 | ＊ RHi | 18 | ＊RHi | 6 | $* \mathrm{RHi}$ | 12 | ＊RHi |  |  |
| 49 | RLO | 46＊RLO | 43 | ＊RLO | 40 | ＊RLo | 37 | \％RLO | 34 | RRLO | 7 | ＊RLo |  | RLo |  |  |

S4 pins used only with Resolvers．Do not connect to any undesignated pins．
＊These inputs are supplied as individual reference inputs ONLY when specified in the part number．

The Standard output connector for a 2，4，or 6 channel card，is the 37 pin（DC－37P）connector，however the 50 pin （DD－50P）connector can be ordered as an option，allowing separate pins for the output of the on board reference．

The Standard output connector for a 8 channel card, is the 50 pin (DC-50P) connector.
For the 37 pin connector, the reference is brought $\mathbb{I N}$ on pins $17 \& 35$ (without the optional internal reference). If the optional internal reference generator is specified, this internal reference will come OUT on pins 17 \& 35 .

For the 50 pin connector, the reference is brought IN on pins $33 \& 49$ (without the optional internal reference). If the optional internal reference generator is specified, this internal reference will come OUT on pins 33 \& 49 AND on pins 14 \& 1 .

EXTERNAL +/- 12VDC: The card is shipped, configured for operation from +/- 12 VDC power supplied from edge connector. To operate from External +/- 12VDC supplies: From jumper block JP5, remove jumpers 1-2, and 5-6, then connect jumpers 3-4, and 7-8. Leave jumper 9-10 connected.
Connect external +12 VDC to JP4-4 (labeled +12 ), connect external -12 VDC to JP4-2 (labeled -12 ) and external grounds to JP4-1 and JP4-3 (common tie points )

CONNECTIONS FOR BRINGING +/- 12 VDC INTO THE CARD FROM AN EXTERNAL SOURCE

COMPONENT SIDE OF BOARD


## Code Table

| Code | Output <br> (VL-L) | Ref <br> (Vrms) | Frequency <br> (Hz) | Load <br> (VA) | Notes |
| :---: | :---: | :---: | ---: | :---: | :---: |
|  |  |  |  |  |  |
| 01 | 11.8 | 26 | 400 | 1.2 |  |
| 02 | 90 | 115 | 400 | 1.2 |  |
| 25 | 2.0 | 2.0 | 7200 | 1.2 |  |
| 26 | 2.0 | 6.0 | 4000 | 1.2 |  |
| 27 | 2.0 | 8.0 | 2400 | 1.2 |  |
|  | 2.0 | 11.8 | 2400 | 1.2 |  |
| 28 |  |  |  |  |  |
| 29 | 3.5 | 7.07 | 3000 | 1.2 |  |
| 31 | 6.8 | 115 | 400 | 1.2 |  |
| 32 | 10.0 | 10.0 | 400 | 1.2 |  |
| 33 | 11.8 | 11.8 | 2500 | 1.2 | Channel 1 |
| 34 | 11.8 | 115 | 400 | 1.2 | Channel 2 |
| 50 | 11.8 | 26 | 400 | 1.2 |  |
| 51 | 26 | 26 | 400 | 1.2 |  |
| 52 | 2.5 | 5.0 | 400 | 1.2 |  |
| 53 | 26 | 26 | 2900 | 1.2 |  |
| 54 | 7 | 7 | 400 | 1.2 |  |
| 55 | 1.5 | 3.0 | 400 | 1.2 |  |
|  |  |  | 2048 |  | Channels 3 to 8 8 8 |
|  |  |  |  |  | 4 ch resolver resolver |

## PART NUMBER DESIGNATION


$1=8$-Bit ISA Bus
$2=16-$ Bit ISA Bus

## Without On-Board Reference:

3 = One Common Reference Input
4 = Individual Reference Inputs


[^0]:    Apex Signal, A Division of NAI, Inc.
    170 Wilbur Place, Bohemia, NY, 11716,USA

